This paper presents a new technique for generating an optimum synchronizable test sequence that can be applied in the distributed test architecture where both external synchronization and input/output operation costs are taken into consideration. The method defines a set of phases that constructs a tester-related digraph from a given finite state machine representation of a protocol specification such that a minimum cost tour of the digraph with intrinsically synchronizable transfer sequences can be used to generate an optimum synchronizable test sequence using synchronizable state identification sequences as the state recognition sequence for each state of the given finite state machine. This hybrid approach with a heuristic and optimization technique provides a simple and elegant solution to the synchronization problem that arises during the application of a predetermined test sequence in some protocol test architectures that utilize remote testers. *C orrespon din g A u th or : D ep artm en t of C om p u ter Scien ce, Y on g in U n iv ersity (ch u lkim @ yon g in .ac.kr) R eceiv ed N ov em ber 23, 2015 R ev ised D ecem ber 02, 2015 A ccepted D ecem b er 10, 2015
Introduction
When a conformance testing is performed, a protocol implementation under test(IUT) is viewed as a black box. Most of test sequence generation methods [1] are based on the finite state machine(FSM) model [2, 3] . Synchronization between the upper tester(UT) and the lower UT to LT : UT informs LT that it is now a right time to send the next message.
As shown in Fig. 3 , the LT to UT(or UT to LT) external synchronization operation is introduced each time the LT to UT(or UT to LT) synchronization problem is encountered. In the next procedure, a set of LTand UT-synchronizable state identification sequences for each state of M, denoted as LT-(UT-) SSIS(vk), is constructed directly from the SIT of For example, the graph G' shown in Fig. 5 is derived from the graph G of Fig. 2 and the graph GT of Fig. 4 , and the test subsequences of Fig. 5 . The graph G' for the graph G of M shown in Fig. 2 Algorithm 3: The mRCP T with Synchronization Property: 1) Construct a directed graph G * = (V * , E * ), the so-called a tester-induced symmetric augmentation of G', where V * ≡V'≡LTj ∪UTj , each edge of E in E'≡E∪Etss is included in E * zero or more times, and each edge of synchronizable TSS(Tm) in Etss is included in E * at least once, such that the total cost of edges in E * is minimum and the in-degree of each tester-induced vertex LTj (or UTj ) ∈ V * is equal to its out-degree.
2) Find an Euler tour of the resulting tester-induced symmetric graph G * , that is, a tour of G * which traverses each edge of synchronizable TSS(Tm) in Etss exactly once.
The problem of determining a symmetric augmentation of a graph G' can be reduced to a minimum-cost maximum flow [7] on a graph GF = (VF, EF) constructed from G'. The graph GF for the graph G' of Fig. 5 is shown in Fig.   6 and depicts the minimum-cost maximum flow for the graph G' that a total of 9 edge replications in E. Thus, the tester-induced symmetric augmentation graph G* for the graph G' is constructed from the graph GF and is shown in Fig. 7 with the minimal replications of edge (vj , vk ; ip / oq) ∈ E'.
Finally, we can generate an optimally synchronizable test sequence. For an example as shown in Fig. 7 , the minimum-cost tour over the dotted edges is as follows: [TSS(T1), TSS(T3), TSS(T5), TSS(T7), T2 , TSS(T8), T4 , T5 , TSS(T6), TSS(T2), TSS(T4)]. As given in Table 5 , this tour that begins at UT1 and return to UT1 is used to generate the test Table 5 . An optimally synchronizable test sequence for an FSM M in Fig. 2 The sequence of synchroni zabl e test subsequences wi th Fig. 8 . As shown in Table 7 , the total cost of an optimum synchronizable test sequence is 62 input/output operations, and the tour begins at v1 and returns to v1. 
